|
|
nSys Announces
the Release of PCI Express nVS, a Verification Solution for PCI
Express in VHDL; Only Company in the World Providing PCI Express
Verification IP in Verilog, VHDL and OpenVera
INTEL DEVELOPER
FORUM, SAN JOSE, Calif., Sept. 16, 2003 Netsys Software
Pvt. Ltd. (nSys), a solution provider for emerging standards, today
announced the availability of its PCI Express Verification Solution
called the PCI Express nVS, based on VHDL. nSys had earlier announced
the availability of PCI Express nVS in Verilog and OpenVera. The
PCI Express nVS are targeted to market segments, such as client,
enterprise Intel architecture servers, and embedded and communications
devices. The PCI Express nVS significantly reduce the verification
time for complex system-on-chip (SoC) designs that are using the
PCI Express protocol.
“All the three product offerings for the PCI
Express nVS in Verilog, VHDL & OpenVera are tested and validated
using the Intel PCI Express bus functional model. Most of the user’s
of the PCI Express nVS have appreciated its User friendliness and
intuitiveness” said Atul Bhatia, Director at nSys. “Our
customers have also benefited from the availability of the Test
Suites for the Compliance tests based upon the PCISIG checklist
as well as the Directed, Random and Error tests. It was a pleasant
surprise to a couple of users when they found bugs in their DUT
during evaluation phase itself in spite of having tested the DUT
with some other BFMs.”
“Availability of verification tools aid developers
in their delivery of PCI Express solutions.” said Bala Cadambi,
Intel’s PCI Express initiative manager. “By accelerating
development time, industry players are able to keep on track for
time to market delivery of PCI Express enabled solutions starting
next year.”
The PCI Express nVS are backed by
an efficient and knowledgeable customer support team.
The PCI Express nVS come
with a rich set of features including:
- Support for all types of PCI Express
verification devices: root complex (RC), endpoints, switch, PCI
Express-PCI Bridge
- Support for all link widths from
x1 to x32
- Tests entire functionality of
an interface without writing a single line of code
- Support for multiple instantiation
in different modes to create complex verification environment
- Generating and driving bus traffic
as a PCI Express requester and responding transactions as a PCI
Express completer
- Supports all transaction layer,
data link layer and physical layer functionality as defined in
PCI Express specifications version 1.0a
- Injecting and detecting errors
related to different PCI Express layers
- Exhaustive built-in Test Suites
such as Random Tests, Directed Tests, Error Tests & Compliance
Tests
- Programmable Monitor and Checker
- Consistency of interface, installation,
operation and documentation across nSys family of nVS
- Extensive support for functional
coverage based on all the variable parameters
- Experienced support team for help
in integration or customization as well as development of user
specific verification solution
For a complete listing of features
and pricing of the PCI Express nVS, please visit the nSys web site
at http://www.nsysinc.com/products.htm
Availability
The PCI Express nVS is available in Verilog, VHDL and OpenVera immediately.
The nVS Verification Solutions ship with full documentation and
example configurations for SoC verification environments. nSys also
offers verification consulting services to its customers
About nSys
nSys provides flexible solutions to reduce time-to-market for its
customers by addressing their verification needs for SoC development.
By leveraging its vast experience in standards-based product development,
the nSys team creates verification solutions that solve the most
challenging functional verification problems in the world. The nSys
solution is in the form of services based on specialized knowledge
of standards and tools or services backed by verification IP developed
by nSys. To learn more, visit http://www.nsysinc.com |
