Products
> Verification IP: ASI nVS
The ASI nVS is a comprehensive solution for pre-silicon functional
verification of designs compliant to ASI specifications. The nVS
allows design and verification engineers to quickly & extensively
test the entire functionality of their ASI compliant designs.
Availability of Test Suites enables
the designers to focus on features unique to their design. The
nVS leverages advanced verification techniques in creating a versatile
testbench environment.
Option of Source code in
SystemVerilog and Verilog.
| Key
Benefits |
 |
Faster
and complete verification of ASI designs |
|
Significant improvement
in Verification productivity |
|
Lower rate of
failure/ re-spin |
|
Flexible licensing
models |
|
|
|
