 |
Products > Verification IP : nSys Verification Suites |
|
| |
nSys Verification Suite (nVS) family is the world's largest portfolio of Verification IPs. Hundreds of ASIC & FPGA developers are using the nVS family to benefit from widely accepted and proven Bus Function Models, Monitor, Assertions based Checkers and Test Suites for industry standard protocols.
The nVS family has standard API as well as consistency of installation, operation and documentation resulting in customers saving time and effort spent on learning. The nVS leverages advanced verification techniques in creating a versatile testbench environment. |
| |
Key Benefits |
- Significant improvement in Verification productivity
- Run basic chip-level tests in less than a week & start running full chip-level tests by end of second week
-
Once you know one nVS, you know how to use them all
|
|
|
|
|
|
| |
|
| |
|
|
Languages & Methodologies:
- SystemVerilog : UVM, OVM, VMM
- Verilog
- OpenVERA
- Others : SystemC, ‘e’, VHDL
|
|
|
| |
|
|
